Ultra Fast Silicon Detectors (UFSD) are sensors optimized for timing measurements employing a thin multiplication layer to increase the output signal. A multipurpose read-out board hosting a low-cost, low-power fast amplifier was designed at the University of Kansas and tested at the European Organization for Nuclear Research (CERN) using a 180 GeV pion beam. The amplifier has been designed to read out a wide range of detectors and it was optimized in this test for the UFSD output signal. In this paper we report the results of the experimental tests using 50 µm thick UFSD with a sensitive area of 1.4 mm 2 . A timing precision below 30 ps was achieved.
Introduction
The increasing demand for better timing and spatial resolution has been the key purpose for developing new type of sensors. Low Gain Avalanche Detector (LGAD) technology is one of the most promising advancements in silicon detector technology as it allows a sensible increase of the detector output signal, while keeping all of the known advantages of a silicon substrate, such as low cost and large scale production capabilities. A sensor with an enhanced output signal can also be used for tracking since a large signal simplifies the design of the front-end electronics; however, its most innovative application is for precise timing. When a particle detector is crossed by a minimum ionizing particle (MIP), free charge carriers are produced inside the sensitive region. An output signal is then produced when these charge carriers start drifting towards the electrodes where they will be collected. The duration of the signal depends on the length of the collection process; therefore a thin sensor produces a faster signal. On the other hand, a thin sensor has a small sensitive volume and, therefore, produces a smaller signal. With the LGAD technology it is possible to create a thin sensor that produces a signal 10 to 20 times larger than the equivalent traditional sensor. Thin LGAD sensors optimized for precise time measurements, also known as UFSD, have been developed by CNM [1] .
A multipurpose read-out board has been developed to test different type of sensors and it has been optimized in this test for the UFSD characteristics. This board can be used to perform a full characterization of the sensor, i.e. current/voltage (IV ) characteristics, capacitance measurement, test with pulsed lasers, radioactive sources and particle beams.
In section 2 the multipurpose read-out board will be described, with particular focus on the optimization of the parameters of the amplifier to 50 µm thick UFSD. The following section describes how the board was used to characterize the sensor in the North Area at CERN. Finally, in section 4, the results are presented and discussed.
The multipurpose read-out board
In this section, the multipurpose read-out board will be described: first the layout of the board is discussed, then the optimization process for a particular detector, using numerical simulations, is illustrated.
The read-out board has been designed to host solid state sensors of different types such as UFSD, traditional silicon detectors, Silicon PhotoMultipliers (SiPMs) as well as diamond detectors. The board includes an amplifier that can be configured to have a very large bandwidth, for instance when reading SiPMs or high gain Avalanche PhotoDiodes (APDs), or to optimize the signal-to-noise ratio (SNR) when reading diamond detectors and LGADs.
The board can distribute a bias potential up to 1 kV through a 20x20 mm 2 pad on which the sensor is glued. Grounded pads are also available to connect a sensor's guard ring. Finally, the amplifier is DC-coupled to the sensor. The test board allows reading out the signal at various stages, as shown in Fig. 1 :
• directly from the sensor;
• after a low noise charge sensitive amplifier (CSA);
• after a shaping stage optimized for time measurements.
The first connector can also be used to send a calibration signal to the amplifier. One of the main contributions to the time precision of a detector is the jitter, which can be approximated to 1 : Figure 1 : Layout of the front-end board. Different connectors are used for the sensor, electronics bias, signal inputs and outputs.
where τ is the rise time of the signal, τ 0.1−0.9 is the 10% to 90% rise time; A is the amplitude and σ noise is the RMS of the noise. In this approximation, a large SNR with a slow signal or a small SNR with a fast signal are equivalent. The electronics can be optimized for different sensors using numerical simulations, starting from a model of the sensor. In particular, it is possible to increase or decrease the gain of the last stage of amplification (with a negligible effect on the SNR) or to change the time constant of the shaper: a larger time constant is needed to produce a slower signal with improved SNR.
In this work, the amplifier parameters were optimized for 50 µm UFSDs, for MIP detection and for a signal read-out using a fast sampling device, like an oscilloscope or the SAMPIC chip [3] . Thanks to the large signal produced by the sensor, the time constant of the amplifier was reduced below 1 ns, enough to have a good SNR. Then, the final stage was tuned to produce a signal amplitude (for the MIP) around 100 mV, to cope with the dynamic range of the SAMPIC chip.
The equivalent model of the sensor used to simulate the electronics is a current generator, in parallel with a capacitor and a resistor. This resistor can be neglected if the dark current is low, as shown in Fig. 2 . It is also possible to include the parasitic effects of the input connection, i.e. bonding wire, bonding pad, and path to the amplifier among others. The dominant effects are due to the capacitance of the sensor and to the inductance and resistance of the bonding wire.
The current produced by the detector was simulated using Weightfield2 [4] and an analytic replica was used as input to the amplifier simulation. This approach works for all sensors simulated by the software, i.e. silicon and diamond detectors and UFSD of any given thickness and geometry. Fig. 3 shows the expected output amplitude for a 50 µm UFSD. The gain for low input charge is ≈ 7 mV/fC, while the expected noise RMS is ≈ 0.23 fC ≈ 1400e − .
Figure 3: The simulated output of the amplifier connected to a 50 µm UFSD can be assumed linear for small input charges (< 4 fC), equal to ≈ 7 mV/fC while for higher values a parabola is needed.
The simulation of the electronics also gives suggestions on the parameters to be used to minimize the jitter. For example, using a constant fraction discriminator the best performance is obtained using a threshold at 50% of the amplitude, as the derivative of the signal is maximum at that point as shown in Fig. 4 .
Test on particle beam
The board, i.e. Device Under Test (DUT), was installed on a test bench at CERN in the H8 experimental area on an SPS secondary beam. In this section, the test setup will be described. The signal was read using an oscilloscope (Agilent DSO9254A) acquiring at 20 GS/s. The time precision was measured using as a reference a 10 mm long quartz bar of 9 mm 2 glued on a SensL Silicon Photomultiplier (SiPM) of the same surface, installed on an evaluation board of the same manufacturer [5] .
An additional detector, a quartz bar installed on a MCP-PMT Planacon XP85012, was used to cross check the measurement of the time precision. By measuring the time difference between each combination of two detectors, it is possible to uniquely compute their time precision, using the setup shown in 
where σ DU T is the time precision of the DUT, σ SiP M is the time precision of the SiPM and σ MCP is the time precision of the MCP-PMT; while σ i−j are the standard deviation of the measured time difference between device i and j. Hence the individual time precisions are given by
Using these equations, the time precision of the SiPM was estimated to be ≈ 18 ps and the precision of the MCP-PMT ≈ 22 ps. The error on these measurements was estimated to be of the order of 5%.
The alignment of the detectors was insured by a mechanical structure, shown in Fig. 6 . 
Beam test results
Data acquired during the beam test have been analyzed and the results will be presented and discussed in this section.
One may investigate the performance of the sensor at different gain values. The latter can be controlled by increasing the bias voltage [6] . The amplitude of the output signal depends, for a fixed gain, on the charge deposited by the passage of the particle; therefore, the distribution of the signal amplitude should follow a Landau distribution. However, if noise is added to the signal, the amplitude will be distributed as a Landau convoluted with a Gaussian. The parameters of the Landau distribution are the most probable value (MPV) and the width, that is 1/4 of the Full Width Half Maximum (FWHM); the σ of the Gaussian (GSigma) is an estimation of noise and fluctuations. This convolution fits the data very well as it can be seen in Fig. 7 , showing the amplitude distribution at a bias voltage of 180 V. The MPV depends on the gain, hence the bias voltage, while the amplifier noise is independent from the latter. The SNR has the same dependence of the MPV, as shown in Fig. 8 .
The term GSigma has two main contributions, from the sensor, i.e. shot noise, and from the amplifier: GSigma 2 ≈ σ 2 sensor +σ 2 amplif ier . The contribution of the amplifier can be measured in absence of particles (fluctuation of the pedestal). It was measured to be constant even among different acquisitions taken with different environmental factors (temperature, radiofrequency pickups, etc).
The behaviour of the ratio between the MPV and the Full Width at Half of the Maximum (FWHM) of the amplitude distribution 2 was investigated. As shown in Fig. 9 , this ratio mainly depends on the thickness of the sensor and the value is expected to be around 0.6 for a 50 µm thick silicon sensor [7] . The stochastic behaviour of the signal amplitude can be described by the Landau distribution. The ratio between the Full Width at Half of the Maximum and the Most Probable Value of this distribution is expected to be close to 0.6 for a 50 µm thick silicon sensor [7] .
The gain of the sensor is investigated measuring the amplitude of the signal for different bias voltages, normalized to the simulated amplitude for an equivalent sensor without the gain layer (gain = 1). The results are shown in Fig. 10 and are in good agreement with the results found in other works, for example [8] . Fig. 11 shows that the noise GSigma increases linearly with the gain.
Finally, using a SiPM as time reference (see section 3), the precision of the measured time of arrival was computed for different settings, using an off-line Constant Fraction Discriminator (CFD). The dependency on the fraction used in the CFD (k CFD ) is shown in Fig. 12 for various bias voltages. As discussed in section 2, the best ratio to minimize the jitter is around 50%, while for higher gain, where the jitter is negligible, a lower value is preferable.
As shown in Fig. 13 , the time precision is improved increasing the bias voltage. A deviation from the precision expected using eq. 1 is noticeable and the deviation can be attributed to the non linear rising edge of the signal and to the Landau noise [9] . Fig. 14 shows the difference between the time of arrival measured using the UFSD under test and the time reference.
The data presented in this section indicate that the multipurpose board is an excellent tool for the characterization of solid state sensors and, in combination with the latest generation of UFSD, can reach a time precision below 30 ps for Figure 12 : Dependence of the measured time precision on the fraction used for the CFD. The best CFD ratio is 0.5, as expected from simulations; however, when the biasing voltage is high, i.e. high gain, the behaviour is different. Figure 13 : Dependence of the measured time precision on the biasing voltage. The black circles are the measured values using the best value of k CFD , while the blue squares are the time precision computed using eq. 1 considering only the noise of the amplifier.
MIPs.

Conclusion
The design, realization, and test of a general purpose front-end board for solid state detectors was discussed in this work. The board was specifically designed for precise time measurements using a sampling device, such as a digital oscilloscope or a SAMPIC chip. It was tested using a 50 µm thick UFSD and a time precision down to 27 ps was measured with a pion beam in the North Area at CERN. A more compact and low power version of the amplifier is under development and is specifically designed for applications where compact electronics are needed but the development of a dedicated integrated circuit is not feasible for time nor cost constraints.
